2	
E	
85.8	
<u>~</u>	
5S	

=

U.S. UTILITY Patent Application

PATENT NUMBER and ISSUE DATE

**CONTINUING DATA VERIFIED: **APPLICATIONS VERIFIED: APAN 1.001-57974 03/02/2001 G-PUB DO NOT PUBLISH	10084		FILING DATE 03/01/2002	CLASS 438	SUBCLASS	GAU 2812	EXAMINER
**CONTINUING DATA VERIFIED: **CONTINUING DATA VERIFIED: **FORE:GN APPLICATIONS VERIFIED: APAN 2001-57974 03/02/2001 G-PUB DO NOT PUBLISH	**APPL	ICANTS			a: Suzuki Vuk		
FORE:GN APPLICATIONS VERIFIED: APAN 2001-57974 03/02/2001 G-PUB DO NOT PUBLISH	li			uriii Mazuy	a, Suzuki Tuk	illiro, Okut	ani Ken; Kajita Susumu
FORE:GN APPLICATIONS VERIFIED: APAN 2001-57974 03/02/2001 G-PUB DO NOT PUBLISH							
FORE:GN APPLICATIONS VERIFIED: APAN 2001-57974 03/02/2001 G-PUB DO NOT PUBLISH							•
FORE:GN APPLICATIONS VERIFIED: APAN 2001-57974 03/02/2001 G-PUB DO NOT PUBLISH							
G-PUB DO NOT PUBLISH RESCIND ATTORNEY DOCKET NO USC 119 conditions met yes no ATTORNEY DOCKET NO Washington and Actinowledged Examiners's intials 843.41231X00 TLE: Method of manufacturing semiconductor integrated circuit device and semiconductor intufacturing apparatus	**CONT	INUING	DATA VERIFIED) :			
G-PUB DO NOT PUBLISH RESCIND ATTORNEY DOCKET NO USC 119 conditions met yes no ATTORNEY DOCKET NO Washington and Actinowledged Examiners's intials 843.41231X00 TLE: Method of manufacturing semiconductor integrated circuit device and semiconductor intufacturing apparatus	*		*		• •		
G-PUB DO NOT PUBLISH RESCIND ATTORNEY DOCKET NO USC 119 conditions met yes no ATTORNEY DOCKET NO Washington and Actinowledged Examiners's intials 843.41231X00 TLE: Method of manufacturing semiconductor integrated circuit device and semiconductor intufacturing apparatus					•		
G-PUB DO NOT PUBLISH RESCIND ATTORNEY DOCKET NO USC 119 conditions met yes no ATTORNEY DOCKET NO Washington and Actinowledged Examiners's intials 843.41231X00 TLE: Method of manufacturing semiconductor integrated circuit device and semiconductor intufacturing apparatus							
G-PUB DO NOT PUBLISH			e e e e e e e e e e e e e e e e e e e	*			
FORE:GN APPLICATIONS VERIFIED: APAN 2001-57974 03/02/2001 G-PUB DO NOT PUBLISH RESCIND ATTORNEY DOCKET NO USC 119 conditions met yes no ATTORNEY DOCKET NO usc 119 conditions met yes no 843.41231X00 TLE: Method of manufacturing semiconductor integrated circuit device and semiconductor nufacturing apparatus				Per s	-		
G-PUB DO NOT PUBLISH				B	Car Als		ADIT OF
G-PUB DO NOT PUBLISH					- 3 8 8	المستحدة فسيط	WILL COPY
G-PUB DO NOT PUBLISH Project P					,	•	-
G-PUB DO NOT PUBLISH Project P							
G-PUB DO NOT PUBLISH Propriet Propriet Claimed Propriet C	EODE:	CN A D.	N IOATIONO VI				
G-PUB DO NOT PUBLISH				RIFIED:			
reign priority claimed							
reign priority claimed							
USC 119 conditions met □ yes □ no iffield and Act:nowledged Examiners's initials ILE: Method of manufacturing semiconductor integrated circuit device and semiconductor infield apparatus							
LE: Method of manufacturing semiconductor integrated circuit device and semiconductor inufacturing apparatus	USC 119	conditions	s met	⊐ ves ⊐			
apparatus	TLE : Me	thod of	dged Examiners's intia	emiconduci	tor integrated	843	3.41231X00
SUBJECT. OF COMMIPALS TM-PTO-436L(Rev. 12-	nufactur	ing app	aratus		ioi integrated		
						0.5	DOCT TO COMM./PAT.8 TM-PTO-436L(Rev. 12-

NOTICE OF ALLOWANCE MAILED			CLAIMS ALLOWED			
		Assistant Examiner	Total Claims		Print Claim for O.G	
ISS	UE FEE		DRAWING			
Amount Due	Date Paid	7	Sheets Drwg.			
			Sileets Drwg.	Figs.Drwg.	Print Fig	
		Primar, Eversian		<u> </u>	ــــــــــــــــــــــــــــــــــــــ	
		Primary Examiner				
TERMINAL DISCLAMER		PREPARED FOR ISSUE	Application Examiner			
		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

(Attached in pocket on right inside flap)